## B. Tech Degree III Semester Examination November 2010

## CS 302 LOGIC DESIGN

CS 302 LOGIC DESIGN (2006 Scheme)			
Time: 3 Hours Maximum Marks: 100			
PART – A			
		(Answer <u>ALL</u> questions)	(0 5-40)
I.	(a)	Perform the following conversions	(8 x 5=40)
1.	(a)	(i) $(3.65.4)_{10} = ()_2$	(2)
			(2)
		(ii) $(87B.6)_{16} = ()_{10}$	(1)
		(iii) $(1001)_{BCD} = ()_{Excess3}$	(1)
	(b)	Which are universal gates? Why they are called so? Implement AND,OR,NOT gates using one universal gate.	(5)
	(c)	Explain carry look ahead adder.	(5)
	(d)	Implement the expression using minimum number of	
		NAND gates $Y = (A + BC)(B + \overline{C}A)$ .	(5)
	(e)	How will you convert RS flip flop into JK flip flop?	(5)
	(f) (g)	What is race around condition? Write notes on:	(5)
	(8)	(i) fan in	
		(ii) fan out	(5)
		(iii) propagation delay (iv) power dissipation	
		(v) noise margin	
	(h)	Explain CMOS, NAND and NOR gates with circuit diagrams.	(5)
		PART B	(4 x 15 =60)
II.		Implement (i) $f_1(A, B.C.D) = \sum m(0,1,2,3,10,11,14,15)$	
		(ii) $f_2(A, B.C.D) = \sum m(0,1,2,3,5,7,8,9,11)$	
		using minimum number of gates.	(15)
***		OR	(7)
III.	(a) (b)	Implement 1's complement and 2's complement arithmetic with examples.  Convert SOP to POS and POS to SOP expressions.	(7) (8)
	(-)		`,
IV.		Write notes on:	
17.		(i) multiplexer	(8)
		(ii) demultiplexer	(7)
V.		OR Explain PLA and PAL architecture. What are their applications?	(15)
•			. ` ,
VI.		What are different types of flipflops? Write down the truth table and excitation	
V 1.		tables (RS,JK,MS-JR,D,T).	(15)
T / T T		OR	(7)
VII.	(a) (b)	Design a serial in parallel out shift register.  Design and implement RING Counter.	(7) (8)
	(0)	250.gr. and m.p.onov. 20.1.0 Commun.	
VIII		Evaluin following logic families	
VIII.	-2	Explain following logic families.  (i) RTL	(7)
		(ii) TTL	(8)
OR  IV (a) Explain how CMOS to TTI interfering can be done  (8)			
IX.	(a)	Explain how CMOS to TTL interfacing can be done.	(8)
	(b)	Explain DTL logic family.	(7)