## B. Tech Degree III Semester Examination November 2011

## **CS 302 LOGIC DESIGN**

(2006 Scheme)

Time: 3 Hours		Maximum Marks: 100		
		PART A (Answer <u>ALL</u> questions)	•	- -
		(Aliswei ALL questions)		$(8 \times 5 = 40)$
I.	(a)	(i) $(A72B)_{16} = ()_8$		
		(ii) $(1100\ 1111\ 0101)_2 = ()_{16}$		
		(iii) $(0001\ 0100\ 0111\ 0101)_{BCD} = ()_{10}$		
		(iv) $(74.562)_8 = ()_2$		
		(v) $(2479)_{10} = ()_{16}$		
		$(7)$ $(2.13)_{10} - (-7)_{6}$		
	(b) (c)	Explain Demorgan's Theorem.  Distinguish between PLA and PAL architecture.		
	(d)	Implement $(A+BC)(B+\overline{A}C)$ using minimum number of logic gates.		
	(e) (f)	Explain Karnaugh map representation and simplification of expressions.  Design a full adder using NAND gates.		
	(g)	Distinguish between CMOS and TTL families.		
	(h)	Write notes on: (i) fan in and fan out		
		(ii) power dissipation		¥
		PART B		$(4 \times 15 = 60)$
II.	(a)	Convert SOP to POS and POS to SOP expressions with examples.		(10)
,	(b)	Explain Gray code and Excess – 3 code.  OR		(5)
III.	(a) (b)	Explain 1's and 2's complement arithmetic with examples.  Reduce the expression	• •	(5)
		$\sum m(0,1,2,3,5,7,8,9,10,12,13)$ and implement using minimum number of N.	AND	
		gates only and NOR gates only.		(10)
IV.	(a)	Explain the concept of a correct look should adder		(5)
IV.	(a) (b)	Explain the concept of a carry look ahead adder.  Design a BCD to hexadecimal converter.		(5) (10)
		OR		
V.	(a) (b)	Explain how a 3 bit counter can be implemented using multiplexer.  Design a switching circuit to generate odd parity bits for decimal number explains a switching circuit to generate odd parity bits for decimal number exp	nression	(8)
	(U)	in BCD code.	pression	(7)
VI.	(a) (b)	Convert a JK flip flop into T flip flop. Give the truth table and logic diagram Design and explain Johnson and Ring counters.	ns.	(5) (10)
	(0)	OR		(10)
VII.	(a)	Compare combinational and sequential circuits.		(5)
	(b)	Design and implement a decimal up down counter with a mode control		(10)
VIII.	(a)	Explain Tristate Logic.		(5)
	(b)	Explain the interfacing between CMOS and TTL gates.		(10)
IX.	(a)	Write notes on:	•	
		(i) noise margin		•
		(ii) propagration delay		(6)
	(b)	(iii) speed power relation Compare the characteristics of DTL, RTL and TTL gates.		(6) (9)
•	(-)	,		(~)